This paper describes the modelling analysis for a power-distribution network and demonstrates co-design and co-simulation in using the detailed prototype model, which includes a chip, package, and printed circuit board. A circuit simulator and a 2D solver using the finite element method are used to study the frequency and transient responses for the core switching noise. In the model, we assume a chip model (current profile and on-chip capacitance) and define the circuit parameters with an equivalent circuit to meet the target impedance. Then the physical design of the package and printed circuit board were done to check all of the required circuit parameters. According to the modelling and evaluation, the package design with a low equivalent series inductance capacitor in the bottom layer and a thin core structure is more advantageous than a capacitor in the top layer.
Introduction
The design of the power distribution network (PDN) in high-end microprocessors is becoming critical as clock frequencies and power consumption continue to increase rapidly. As CMOS technologies are scaled, the power supply voltage is lowered, but as clock rates rise and more functions are integrated on-chip, the power consumed is greatly increased. These facts, coupled with higher operating frequencies and sharper clock edges, make the design of a PDN ever more challenging. In addition, as the core supply voltages are lowered to around 1V, only very small amounts of ripple in the power supply voltages can be tolerated.
The target impedance is defined as the ratio of noise voltage tolerance. For example, for a supply voltage of 1 V with a 5% maximum ripple tolerance requirement and a maximum current of 100 A, the target impedance will be 1 m-ohm (1 V × 5%/(100 A × 0.5)). The PDN should have an impedance below the target impedance over a frequency range of DC to hundreds of MHz. [1] In general, impedance peaks appear in the frequency range from a few MHz to tens of MHz. This is the midfrequency noise, due to the circuit resonance from the onchip capacitance and the effective inductance of the PDN including the package (PKG) parasitic inductance. [2, 3] A good PDN design must keep this impedance peak below the target impedance.
However, in many cases, no detailed chip model is provided by the chip maker to clarify the required target impedance for the PKG or PCB design. It is very difficult to quantify the noise and target impedance through direct calculation from Ohm's law because of the complexity of the models. In this paper, we focus on a modeling methodology for target impedance that uses the current profile and on-chip capacitance. Figures 1 and 2 show the flows of co-design and cosimulation. Since the modelling analysis is done by individuals using conventional techniques, shortening the development time for faster delivery is difficult. When the development cycle of a product becomes very short, it is necessary to use a co-simulation platform so that the chip, PKG, and PCB, and the power integrity (PI), signal integrity (SI), and electromagnetic interference (EMI) can all be refined simultaneously. [4, 5] The impedance peak of the mid-frequency resonance is observed around 1 GHz, as shown in Figure 4 , which comes from the inductance element (L) on the PKG and the capacitance element (C) in the chip. In general, the chip-PKG LC anti-resonance will be highly sensitive, as explained in the earlier discussion of target impedances.
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In contrast, power supply noise is a time-domain event, and therefore transient analysis in the time domain is also important. In general, simplified triangular or trapezoidal waveforms are used to model the switching currents. [7] We assumed three kinds of ΔI/Δt as shown in Figure 5 , which are the noise sources (1) 1 A/0.5 ns @ 1 GHz, (2) 10 A/5 ns @ 100 MHz, and (3) 100 A/50 ns @ 10 MHz. We also assumed 10% of the operational power voltage of one Figure   3 ) is increased from 1 nF to 2.5 nF. For the PKG, the inductance element (Lpkg2 in Figure 3 ), which also includes the capacitor's ESL, is decreased from 50 pH to 13 pH. Table 1 also summarizes the enhanced parameters for the noise sources (2) and (3).
Modelling practice and evaluation for prototype design
To implement the parameters from the circuit simulation in Section 3, we inspected the physical design parameters and modeling method. Instead of a quad flat package (QFP), we used a chip-size package (CSP) and built up a layered structure with micro-via. If a QFP was used, it would be very difficult to meet the target impedance, due to the large inductance of the bonding wire/lead frame and the small number of power pins. Table 2 shows the capacitance parameters as mounted on the PDN. The PCB thickness is the same in both cases. A PKG was designed for both designs. The Design-A PKG is 1.46 mm thick with a thick core compared to the 0.5 mm thick PKG with a thin core of Design-B. Both designs have low ESL capacitors on the PKG. However, the simulation results show that the impedance profile of Design-B is much better than Design-A due to the different capacitor locations, the design rules (as shown in Figure 10 ), and the number of vias (as shown in Table 3 ). Table 4 shows the parameters that are the sum of the inductances, which include the PKG's parasitic capacitance and the on-PKG capacitor.
To achieve the target impedance with the excitation noise source (1) 1 A/0.5 ns @ 1 GHz from Section 3, the impedance must be less than 13 pH. The inductance of Design-A is 38.9 pH, which is about three times the permissible value, but the inductance of Design-B is 6.7 pH which is about half of the limit. Therefore, this shows the superiority of the source profile of Design-B. We completed the model for the PKG and PCB from the design data and calculated the impedance with the solver. Figure   11 compares the impedances. Design-B satisfies the target impedance for all of the excitation sources.
We also studied the impedance peaks observed around 300 MHz for Design-A and 500 MHz for Design-B. These Table 3 The numbers of bumps, BGAs, and Vias. Table 4 Extracted circuit parameters for prototype designs based on the 2D solver. are due to the resonance of the PCB and depend on the sizes of the power and ground planes. These peak values don't appear in the simulation results of Figure 4 . Therefore, we need to be careful with the resonance profile of the PCB. Table 5 show the worst noise voltage will be decreased from 132 mV to 75 mV, which meets the noise criteria. Figure 13 shows the transient analysis when all of the current sources are simultaneously active. We assume there is power on/off for noise source (3), I/O switching for noise source (2) and core logic switching for noise source (1) . The noise voltage in Design-B1 is 146 mV, which does not meet the noise criteria because of the core logic switching. Therefore, the impedance profile of Design-B1 still needs to be improved at high frequencies. Figure 14 shows the impedance profile when the on-chip capacitance changes from 1 nF (Design-B1) to 10 nF (Design-B2), while the peak resonant frequency is lowered. Finally the noise voltage in Design-B2 is less than 10% of the supply voltage.
However, there is still some concern in the 300 to 700 MHz frequency range. Packaging technologies that use capaci- tors embedded in the packages [8, 9] or coreless substrate packages [10] could improve the robustness against power noise.
Summary
In this paper, we assumed a chip model that includes the current profile, the on chip capacitance, and the allowed power noise voltage of the PDN, and showed how to specify the target impedance profiles for PDN-equivalent circuits.
For the impedance target, the PKG loop inductance tends to become a critical parameter. Also, we designed two prototypes that include a PKG and PCB for a PDN. According to the modeling and evaluation for both frequency and time domain analysis, the PKG design with a small ESL capacitor in the bottom layer with a thin core structure is superior to using a capacitor in the top layer.
If the target impedance is to be controlled more rigidly, then the PDN model must include detailed design information for the chip. However, during a real-life development phase, it is very difficult to get modeling data that includes such confidential information. This is one of the problems that co-design and co-simulation helps to address.
